These TTL circuits feature dual 1-line-to-4-line demultiplex-
ers with individual strobes and common binary-address in-
puts in a single 16-pin package. When both sections are
enabled by the strobes, the common address inputs se-
quentially select and route associated input data to the ap-
propriate output of each section. The individual strobes per-
mit activating or inhibiting each of the 4-bit sections as de-
sired. Data applied to input C1 is inverted at its outputs and
data applied at C2 is true through its outputs. The inverter
following the C1 data input permits use as a 3-to-8-line de-
coder, or 1-to-8-line demultiplexer, without external gating.
Input clamping diodes are provided on these circuits to mini-
mize transmission-line effects and simplify system design.
Dual 2-to-4-line decoder
Dual 1-to-4-line demultiplexer
• Individual strobes simplify cascading for decoding or
demultiplexing larger words
• Input clamping diodes simplify system design
• Choice of outputs:
• Alternate Military/Aerospace device (54LS155/156) is
available. Contact a National Semiconductor Sales Of-
fice/Distributor for specifications.
下载: pdf 文件